The design and performances of a new broad-band active MMIC 900 power splitter are described. The chip provides a gain of -1 dB with a 1°differential phase error, a 0.1 dB amplitude imbalance and input and output return losses better than 15 dB in the 0.5-3 GHz frequency range.
I-INTRODUCTION
In modem microwave transmission, digital modulation techniques such as phase shift keying (PSK) or quadrature amplitude modulation (QAM) are more and more used to achieve effective power and spectrum utilization. To get high-quality transmission, the modulator needs two microwave carriers in quadrature with both very low phase error and low amplitude imbalance. Today, 900 power dividers are realized by branch line couplers or equivalent lumped components, Lange couplers or low-pass/high-pass filters, featuring 3 dB transmission losses and limiting the band to about 400o.
In this context, we developed an original broad-band 0.5-3 GHz MMIC 900 power splitter based on a new compact architecture of an all-pass active filter. In addition to achieving low quadrature phase error and low amplitude imbalance, this structure also provides active matching, constant output amplitude and the possibility to tune the gain of each quadrature component within a 15 dB range.
II-NEW ARCHITECTURE OF AN ALL-PASS ACTIVE FILTER
This new architecture (depicted in Fig. 1 provided that the following all-pass conditions are satisfied: Gp1 = gm1 / 2 and Gp2 = gM3 / 2, where gm1 and gM3 are the transconductances of TI and T3.
III-BROAD-BAND 0.5-3 GHz 900 POWER
DIVIDER
The 900 active power divider is designed using two all-pass active filters as described in section II, with their inputs joined (see Fig. 2 The simulations of electric circuit show that, on the 0.5-3 GHz band, the input and output return losses are better than 15 dB while the transmission scattering parameters S21 and S31 present a maximal gain of -0.4 ± 0.2 dB with an amplitude imbalance less than 0.1 dB. Moreover, the gain control amplifier allows the gain of the two quadrature components to be attenuated independently on a range of 15 dB with less than 100 differential phase shift IV-EXPERIMENTAL RESULTS Our layout pattern preserves symmetry for all devices (Fig. 4) . The chip size is 2 mm x 1.5 mm and has been manufactured using the PML ED02AH process with 0.2 ptm PHEMT. Simulation results do not fit well with measurements, in particular for the magnitudes on the lower frequency range. These differences are due to: a) the shift of the threshold voltages Vt of the manufactured PHEMTs compared to the values used for modeling; b) the parasitic effects of DC probes which act like an LC parallel resonant circuit and to the lack of DC decoupling capacitor on chip.
V-REVERSE ENGINEERING
To confirm these hypotheses, we led the reverse engineering of the 900 power divider, changing the threshold voltages Vt in PHEMTs models and the DC probes by the equivalent resonant circuit of Fig. 6 Considering these results, we have then tuned the gate voltage of the HEMTs all-pass stages to meet the first predicted performances. New simulation results presented in Fig. 8 
